## EE 330

Homework 5
Spring 2024 (This assignment is due Wednesday Feb 14 at noon. - late assignments not accepted this week)

Assume a CMOS process is characterized by model parameters extracted from an ON $0.5 \mu \mathrm{~m}$ appended below. On those problems that involve the design of passive components, a sketch of the design is sufficient provided you indicate dimensions (i.e. it need not be done in Cadence).

Problem 1 Consider a Poly 1 interconnect in the ON $0.5 \mu \mathrm{~m}$ process that is $2 \lambda$ wide and $400 \lambda$ long. What is the resistance of this interconnect? What is the capacitance from this interconnect to the substrate? If Metal 1 is above this interconnect (and completely covers it in a top view), what is the capacitance between this interconnect and Metal 1 ? (recall $\lambda=0.3 \mu \mathrm{~m}$ for the $0.5 \mu \mathrm{~m}$ process)

Problem 2 Assume a copper interconnect is $200 \mu \mathrm{~m}$ long and $2 \mu \mathrm{~m}$ wide and has a resistance of $20 \Omega$. What is the sheet resistance and thickness? What length would a silver interconnect have to be for the same width, thickness and resistance?

Problem 3 Four non-contacting regions are shown. Identify the parasitic capacitances and their size if this is fabricated in the ON $0.5 \mu \mathrm{~m}$ CMOS process. Don't forget that there is substrate below all layers.


Problem $4 \quad$ Design a 3 K resistor in the ON $0.5 \mu$ CMOS process. Use Poly 1 with a silicide block for the resistor. The width-length ratio of an imaginary box enclosing the
resistor should have a $\mathrm{W} / \mathrm{L}$ ratio of between 1:3 and 3:1. The layout of the resistor can be either sketched or come from a Cadence layout.

Problem 5 Design a 150 fF capacitor in the ON $0.5 \mu$ CMOS process. Clearly specify which layers you are using for this capacitor. The layout of the capacitor can be either sketched or come from a Cadence layout.
Problem 6 Consider an $n+$ diffused resistor that is $50 u$ long and $4 u$ wide. What is the nominal value of the resistance if it is doped with Arsenic and the doping density is $2 \mathrm{E} 14 / \mathrm{cm}^{\wedge} 3$ (assume the diffusion depth is $0.1 \mu \mathrm{~m}$ and the doping density is uniform throughout the region).
Problem 7 Consider a die that is 1 cm on a side that has features on only the lowest 3 levels of metal designated as Metal 1, Metal 2, and Metal 3. These features form a resistor and are a simple serpentine pattern where the metal width is $0.1 \mu \mathrm{~m}$ and the spacing is $0.1 \mu \mathrm{~m}$ on each layer. This is depicted below (the width and spacing of the metal layers is not to scale). Assume the 3 resistors are connected in parallel and that the maximum permissible current that will not exceed the design rules is applied to this parallel combination. Assume the Design Rule Kit (DRC) specifies the maximum current density is $1.5 \mathrm{~mA} / \mu \mathrm{m}$ and the sheet resistance of all 3 metal layers is $0.12 \Omega / \square$.
a) Determine the total resistance between nodes A and B
b) Determine the maximum current that can be applied to this resistor
c) Determine the corresponding maximum power dissipation that will occur if the design rule limitations are not violated


Problem 8 Consider two minimum-sized interconnected inverters designed in a $0.5 \mu \mathrm{~m}$ CMOS process that are interconnected as shown below where the length of the interconnect is L and the width of the interconnect is W ( W and L denote dimensions of the interconnect, not dimensions of the device in this problem). Assume the inverters are modeled with the switch-level model discussed in class that includes the effects of the thin-film inversion layer in the transistors when conducting.
a) Determine $t_{H L}$ at the output of the first inverter if $\mathrm{W}=0.6 \mu \mathrm{~m}$ and $\mathrm{L}=0.6 \mu \mathrm{~m}$ and the interconnect is with $\mathrm{M}_{1}$. Neglect the effects of any resistance in the interconnect.
b) Repeat part a) if $\mathrm{L}=200 \mu \mathrm{~m}$
c) Determine $\mathrm{t}_{\mathrm{HL}}$ at the output of the first inverter if $\mathrm{W}=0.6 \mu \mathrm{~m}$ and $\mathrm{L}=200 \mu \mathrm{~m}$ and the interconnect is with Poly 1. Neglect the effects of any resistance in the interconnect.


| Passive Process Parameters for ON $0.5 \mu \mathrm{~m}$ CMOS Process |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{N}+$ | P+ | Poly | POLY2 | HR_P2 | M1 | M2 | M3 | N/PLY | N_W | UNITS |
| RESISTANCES |  |  |  |  |  |  |  |  |  |  |  |
| Sheet Resistance | 84 | 105 | 23.5 | 999 | 44 | 0.09 | 0.10 | 0.05 | 825 | 815 | Ohms/sq |
| Contact Resistance | 65 | 150 | 17 |  | 29 |  | 0.97 | 0.79 |  |  | Ohms |
|  |  |  |  |  |  |  |  |  |  |  |  |
| CAPACITANCES |  |  |  |  |  |  |  |  |  |  |  |
| Area (substrate) | 425 | 731 | 84 |  |  | 27 | 12 | 7 |  | 37 | af/ $/ \mathrm{mm}^{2}$ |
| Area ( $\mathrm{N}+$ active) |  |  | 2434 |  |  | 35 | 16 | 11 |  |  | $\mathrm{af} / \mathrm{mm}^{2}$ |
| Area (P+active) |  |  | 2335 |  |  |  |  |  |  |  | af/ $/ \mathrm{mm}^{2}$ |
| Area (POLY) |  |  |  | 938 |  | 56 | 15 | 9 |  |  | af $/$ /m ${ }^{2}$ |
| Area (POLY2) |  |  |  |  |  | 49 |  |  |  |  | af $/ \mathrm{um}^{2}$ |
| Area (metal 1) |  |  |  |  |  |  | 31 | 13 |  |  | af/ $/ \mathrm{um}^{2}$ |
| Area (metal 2) |  |  |  |  |  |  |  | 35 |  |  | af/ $/ \mathrm{mm}^{2}$ |
| Fringe (substrate) | 344 | 238 |  |  |  | 49 | 33 | 23 |  |  | af/um |
| Fringe (poly) |  |  |  |  |  | 59 | 38 | 28 |  |  | af/um |
| Fringe (metal 1) |  |  |  |  |  |  | 51 | 34 |  |  | af/um |
| Fringe (metal 2) |  |  |  |  |  |  |  | 52 |  |  | af/um |
| Overlap ( N active) |  |  | 232 |  |  |  |  |  |  |  | af/um |
| Overlap (P+active) |  |  | 312 |  |  |  |  |  |  |  | af/ $/ \mathrm{m}$ |

